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Abstract - Galois field (GF) arithmetic is used to implement
critical arithmetic components in communication and security-related
hardware, and verification of such components is of prime importance.
Current techniques for formally verifying such components are based
on computer algebra methods that proved successful in verification
of integer arithmetic circuits. However, these methods are sequential
in nature and do not offer any parallelism. This paper presents an
algebraic functional verification technique of gate-level GF (2m)
multipliers, in which verification is performed in bit-parallel fashion.
The method is based on extracting a unique polynomial in Galois
field of each output bit independently. We demonstrate that this
method is able to verify an n-bit GF multiplier in n threads.
Experiments performed on pre- and post-synthesized Mastrovito and
Montgomery multipliers show high efficiency up to 571 bits.
Keywords— Formal verification; Galois field arithmetic circuits; computer
algebra.
I. INTRODUCTION
Galois field (GF) arithmetic is used to implement critical arithmetic
components in communication and security-related hardware. It has
been extensively applied in many digital signal processing and
security applications, such as Elliptic Curve Cryptography (ECC),
Advanced Encryption Standard (AES), and others. Multiplication is
one of the most heavily used Galois field computations and it is a
high complexity operation. Specifically, in cryptography systems, the
size of Galois field circuits can be very large. Therefore, developing
general formal analysis technique of Galois field arithmetic HW/SW
implementations becomes critical. Contemporary formal techniques,
such as Binary Decision Diagrams (BDDs), Boolean Satisfiability
(SAT), Satisfiability Modulo Theories (SMT), etc., are not directly
applicable to either the verification or reverse engineering of Galois
field arithmetic. The limitations of these techniques when applied to
Galois field arithmetic have been addressed in [1].
The most successful techniques for verifying arithmetic circuits
use computer algebra techniques with polynomial representations
[1][2][3][4]. The verification problem is typically formulated as
proving that the implementation satisfies the specification. This is
accomplished by performing a series of divisions of the specification
polynomial F by the implementation polynomials B = {f1, . . . , fs},
representing components that implement the circuit. The technique
based on Gro¨bner Basis demonstrated that this approach can effi-
ciently reduce the complexity of the verification problem to mem-
bership testing of the specification polynomial in the ideals [1][3].
This technique has been applied successfully to large Galois Field
arithmetic circuits [1]. Symbolic computer algebra methods have
been used to derive word-level operation for GF circuits and integer
arithmetic circuits to improve the verification performance [5][6]. A
different approach to arithmetic verification of synthesized gate-level
circuits has been proposed in [4]. This method uses algebraic rewrit-
ing of the polynomials at the primary outputs to extract specification
as a polynomial at the primary inputs.
However, a common limitation to all these works is that they are
not applicable to parallel verification. This is because the verification
problem based on computer algebra technique expresses the specifica-
tion as polynomial in all output bits. In this approach, the polynomial
division can be done only in a single thread. In principle, multiple
specifications (called output signature in [4]) can be generated by
splitting the output signature. However, we examined this method
and found the performance to be really poor. The reason is that the
technique of [4] needs to rewrite the entire output signature in all
the output bits to benefit from large monomial cancellations during
rewriting. In other works [1][5], the verification problem of post-
synthesized Galois field multipliers have not been addressed.
In this work, we extend the verification technique of [4] to verifica-
tion of Galois field multipliers, while applying bit-level parallelism.
Specifically:
• We propose an algorithm for Galois field arithmetic verification,
which significantly reduces the internal expression size during
algebraic rewriting.
• We evaluate our approach using benchmarks used in [1][5],
including Mastrovito and Montgomery multipliers, up to 571
bits. The results show that efficiency of our approach surpasses
that of [1] and [5].
• We demonstrate that for the verification problem for an n-bit
Galois field multiplier can be accomplished ideally in n parallel
threads. In this work, we set the number of threads to 5, 10, 20,
and 30. We also analyze the efficiency of our parallel approach
by studying the tradeoff between CPU runtime and memory
usage.
• We address the verification of synthesized Galois field multi-
pliers, while previous work dealt only with the verification of
structural representation (arithmetic netlists) prior to synthesis.
II. BACKGROUND
Different variants of canonical, graph-based representations have
been proposed for arithmetic circuit verification, including Binary De-
cision Diagrams (BDDs) [7], Binary Moment Diagrams (BMDs) [8],
Taylor Expansion Diagrams (TED) [9], and other hybrid diagrams.
While the canonical diagrams have been used extensively in logic
synthesis, high-level synthesis and verification, their application to
verify large arithmetic circuits remains limited by the prohibitively
high memory requirement for complex arithmetic circuits [4][1].
Alternatively, arithmetic verification problems can be modeled and
solved using Boolean satisfiability (SAT) or satisfiability modulo the-
ories (SMT). However, it has been demonstrated that these techniques
cannot efficiently solve the verification problem of large arithmetic
circuits [1] [10]. Another class of solvers include Theorem Provers,
deductive systems for proving that an implementation satisfies the
specification, using mathematical reasoning. However, this technique
requires manual guidance, which makes it difficult to be applied
automatically.
A. Computer Algebra Approaches
The most advanced techniques that have potential to solve the arith-
metic verification problems are those based on symbolic Computer
Algebra. These methods model the arithmetic circuit specification
and its hardware implementation as polynomials [1][2][4][5][11].
2The verification goal is to prove that implementation satisfies the
specification by performing a series of divisions of the specification
polynomial F by the implementation polynomials B = {f1, . . . , fs},
representing components that implement the circuit. The polynomials
f1, ..., fs are called the bases, or generators, of the ideal J . Given a
set f1, ..., fs of generators of J , a set of all simultaneous solutions to
a system of equations f1(x1, ..., xn)=0; ...,fs(x1, ..., xn)=0 is called
a variety V (J). Verification problem is then formulated as testing if
the specification F vanishes on V (J) In some cases, the test can be
simplified to checking if F ∈ J , which is known in computer algebra
as ideal membership testing [1].
There are two basic techniques to reduce polynomial F modulo
B. A standard procedure to test if F ∈ J is to divide polynomial F
by the elements of B: f1, ..., fs, one by one. The goal is to cancel,
at each iteration, the leading term of F using one of the leading
terms of f1, ..., fs. If the remainder of the division is r = 0, then
F vanishes on V (J), proving that the implementation satisfies the
specification. However, if r 6= 0, such a conclusion cannot be made:
B may not be sufficient to reduce F to 0, and yet the circuit may
be correct. To check if F is reducible to zero, a canonical set of
generators, G = {g1, ..., gt}, called Gro¨bner basis is needed. This
technique has been successfully applied to Galois field arithmetic
[1] and integer arithmetic circuits [3]. A different approach has
been proposed in [4][12][6][13][14], where a gate-level network is
described by a system of equations and proved by backward rewriting.
Starting with the known output signature (polynomial) in primary
output variables, it rewrites the signature from the primary outputs to
primary inputs, to extract an arithmetic function (specification). The
specific verification work of Galois field arithmetic has been presented
in [1] [5]. These works provide significant improvement compared to
other techniques, since their formulations relies on certain simplifying
properties in Galois field during polynomial reductions. Specifically,
the problem reduces to the ideal membership testing over a larger
ideal that includes J0 = 〈x
2 − x〉 in F2. In this paper, we provide a
comparison between this technique and our approach.
B. Galois Field Multiplication
Galois field (GF) is a number system with a finite number of
elements and two main arithmetic operations, addition and multipli-
cation; other operations can be derived from those two [15]. Galois
field with p elements is denoted as GF (p). The most widely-used
finite fields are Prime Fields and Extension Fields, and particularly
binary extension fields. Prime field, denoted GF (p), is a finite field
consisting of finite number of integers {1, 2, ...., p − 1}, where p is
a prime number, with additions and multiplication performed modulo
p. Binary extension field, denoted GF (2m) (or F2m ), is a finite field
with 2m elements; unlike in prime fields, however, the operations in
extension fields is not computed modulo 2m. Instead, in one possible
representation (called polynomial basis), each element of GF (2m)
is a polynomial ring with m terms with the coefficients in GF (2).
Addition of field elements is the usual addition of polynomials,
with coefficient arithmetic performed modulo 2. For example, a 2-
bit vector A={a0, a1} in GF (2
2), is A(x)=a0+a1x, where ai ∈
GF (2)={0,1}. Multiplication of field elements is performed modulo
irreducible polynomial P (x) of degree m and coefficients in GF (2).
For example, P=x2+x+1 is an irreducible polynomial in GF (22).
The irreducible polynomial P (x) is analog to the prime number p in
prime fields GF (p). Extension fields are used in many cryptography
applications, such as AES and ECC. In this work, we focus on the
verification problem of GF (2m) multipliers.
An example of multiplication in GF (22) is shown in Figure 1. The
left part of the figure shows a standard 2-bit integer multiplication
a1 a0
b1 b0
a1b0 a0b0
a1b1 a0b1
r3 r2 r1 r0
a1 a0
b1 b0
a1b0 a0b0
a1b1 a0b1
s2 s1 s0
s2 s2
z1 z0
a) b)
Fig. 1: 2-bit multiplication: a) standard integer multiplication with
4-bit result; b) multiplication in GF (22) with A(x) = a0+a1x, B(x)
= b0+b1x and result Z(x) = z0+z1x ≡ A(x)·B(x) mod P (x);
irreducible polynomial P (x) = x2 + x+ 1.
with four output bits. To represent the result in GF (2m), which can
contain only two bits, the bits r3 and r2 are reduced in GF (2
2). This
result of such a reduction is shown on the right part of the figure.
The input and output operands are represented using polynomials
A(x), B(x) and Z(x). The functions of s0, s1 and s2 are represented
using polynomials inGF (2): s0=a0b0, s1=a1b0+a0b1, and s2=a1b1
1.
Hence, z0=s0+s2 and z1=s1+s2. As a result, the coefficients of the
multiplication are: z0=a0b0+a1b1, z1 = a0b1+a1b0+a1b1. In digital
circuits, partial products can be implemented using AND gates, and
addition modulo 2 using XOR gates. Note that, unlike in the integer
multiplication in GF (2m) circuits there is no carry out to the next
bit. For this reason, as we can see in Figure 1, the function of each
output bit is computed independently of other bits.
C. Function Extraction
Function extraction is an arithmetic verification method proposed
in [4] for integer arithmetic circuits, in Z2m . It extracts a unique
bit-level polynomial function implemented by the circuit directly
from its gate-level implementation. Extraction is done by backward
rewriting, i.e., transforming the polynomial representing encoding of
the primary outputs (called the output signature) into a polynomial
at the primary inputs (the input signature). This technique has been
successfully applied to large integer arithmetic circuits, such as 512-
bit integer multipliers. However, it cannot be directly applied to
large GF multipliers because of exponential size of the intermediate
number of polynomial terms before cancellations during rewriting.
Fortunately, arithmetic GF (2m) circuits offer an inherent parallelism
which can be exploited in backward rewriting. In the rest of the paper,
we show how to apply such parallel rewriting in GF (2m) circuits
while avoiding memory explosion experienced in integer arithmetic
circuits.
III. PRELIMINARIES
A. Computer Algebraic model
The circuit is modeled as a network of logic elements of arbitrary
complexity including: basic logic gates (AND, OR, XOR, INV) and
complex standard cell gates (AOI, OAI, etc.) obtained by synthesis
and technology mapping. Instead of modeling Boolean operators
using pseudo-Boolean equations, we use the algebraic models in
GF (2), i.e. modulo 2. For example, the pseudo-Boolean model of
XOR(a, b)=a+ b −2ab is reduced to (a+ b− 2ab) mod 2 = (a+ b)
mod 2. The following algebraic equations are used to describe basic
logic gates in GF (2m), according to [1]:
1For polynomials in GF (2), ”+” is computed modulo 2.
3¬a = 1 + a
a ∧ b = a · b
a ∨ b = a+ b+ a · b
a⊕ b = a+ b
(1)
B. Outline of the Approach
Similarly to the work of [4], the computed function of the circuits
is specified by two polynomials. The output signature of a GF (2m)
multiplier, Sigout =
∑m−1
i=0
zix
i, with zi ∈ GF (2). The input signa-
ture of a GF (2m) multiplier, Sigin =
∑m−1
i=0
Pix
i, with coefficients
Pi ∈ GF (2) being product terms, with addition operation performed
modulo 2 (e.g. (a0b0 + a1b1) mod 2). For a GF (2
m) multiplier, if
the irreducible polynomial P (x) is provided, Sigin is known. Our
goal is to transform the output signature, Sigout, using polynomial
representation of the internal logic elements, into the input signature
Sigin in GF (2
m). The the goal of the verification problem is then
to check if Sigin = Sigout, expressed in the primary inputs.
Theorem 1: Given a combinational GF (2m) arithmetic circuit,
composed of logic gates, described by algebraic expressions (Eq.
1), input signature Sigin computed by backward rewriting is unique
and correctly represents the function implemented by the circuit in
GF (2m).
Proof: The proof of correctness relies on the fact that each transfor-
mation step (rewriting iteration) is correct. That is, each internal signal
is represented by an algebraic expression, which always evaluates to
a correct value in GF (2m). This is guaranteed by the correctness
of the algebraic model in Eq. (1), which can be proved easily by
inspection. For example, the algebraic expression of XOR(a,b) in Z2m
is a + b − 2ab. When implemented in GF (2m), the coefficients in
the expression must be in GF (2). Hence, XOR(a,b) in GF2m is
represented by a+ b. The proof of uniqueness is done by induction
on i, the step of transforming polynomial Fi into Fi+1. A detailed
induction proof for expressions in Z2m is provided in [4].

Theorem 2: Let the number of logic elements (polynomials) in
a GF (2m) multiplier be n. At each iterations, backward rewriting
process generates n internal expressions, F0, F1, ..., Fn−1, such that
every expression Fi ∈ GF (2
m).
Proof: Assuming that F0=Sigout and each Fi ∈ GF (2
m), we
prove that Fi+1 ∈ GF (2
m). Each variable in Fi represents output
of some logic gate. During the rewriting process, this variable is
substituted by a corresponding polynomial in Eq. (1). According
to Theorem 1, resulting polynomial Fi+1 correctly represents the
function Fi+1 ∈ GF (2
m).

Theorems 1 and 2, together with the algebraic model in Eq. (1),
provide the basis for polynomial reduction in backward rewriting in
this work. This is described by Algorithm 1. Our method takes the
gate-level netlist of a GF (2m) multiplier as input and first converts
each logic gate into equations using Eq. (1). The output signature
Sigout is required to initialize the backward rewriting. The rewriting
process starts with F0 = Sigout, and ends when all the variables
in Fi are primary inputs. This is done by rewriting the polynomials
representing logic elements in the netlist in a topological order [4].
Each iteration includes two steps: Step 1) substitute the variable of
the gate output using the expression in the inputs of the gate (Eq.1),
and name the new expression Fi+1 (lines 3 - 6); Step 2) simplify the
new expression by removing all the monomials (including constants)
that evaluate to 0 in GF (2) (line 3 and lines 7 - 10). The algorithm
outputs the function of the design inGF (2m) after n iterations, where
Algorithm 1 Backward Rewriting in GF (2m)
Input: Gate-level netlist of GF (2m) multiplier
Input: Output signature Sigout , and (optionally) input signature, Sigin
Output: GF function of the design, and answer whether Sigout==Sigin
1: P={p0, p1, ..., pn}: polynomials representing gate-level netlist
2: F0=Sigout
3: for each polynomial pi ∈ P do
4: for output variable v of pi in Fi do
5: replace every variable v in Fi by the expression of pi
6: Fi → Fi+1
7: for each element/monomial M in Fi+1 do
8: if the coefficient of M%2==0
9: or M is constant, M%2==0 then
10: remove M from Fi+1
11: end if
12: end for
13: end for
14: end for
15: return Fn and Fn =?Sigin
G1
G2
G3
G4
n1
n2
G6
G8
G7n3
G5
n4
n5
n6
z1
z0
a1
a0
b1
b0
a1
b0
a0
b1
Fig. 2: The gate-level netlist of post-synthesized and mapped 2-bit
multiplier over GF (22). The irreducible polynomial P (x) = x2 +
x+ 1.
n is the number of gates in the netlist. The final expression Fn can be
used for functional verification, by checking if it matches the expected
input signature (if provided).
Example 1 (Figure 2): We illustrate our method using a post-
synthesized 2-bit multiplier in GF (22), shown in Figure 2. The
irreducible polynomial is P (x) = x2 + x + 1. The output sig-
nature is Sigout = z0+z1x, and input signature is Sigin =
(a0b0+a1b1)+(a1b1+a1b0+a0b1)x. First, F0 = Sigout is transformed
into F1 using polynomial of gate G77, z1=n5+n6. This expression is
simplified to F1 = z0 +n5x+n6x. Then, the polynomials Fi+1 are
successively derived from Fi and checked for a possible reduction.
The first reduction happens when F4 is transformed into F5, where
n4 (at gate G4) is replaced by (1 + a0b0). After simplification,
a monomial 2x is identified and removed from F5 since 2%2=0.
Similar reductions are applied during the transformations F6 → F7
and F7 → F8. Finally, the function of the design is extracted by
Algorithm 1. A complete rewriting process is shown in Figure 3.
We can see that F8 = Sigin, which indicates that the circuit indeed
Sigout: F0=z0+xz1 Eliminating terms
G7: F1=z0+x(n5+n6) -
G6: F2=n1+n2+x(n5+n6) -
G5: F3=n1+n2+x(n3+n4+n5) -
G8: F4=n1+n2+x(n3+n4+n2+1) -
G4: F5=n1+n2+x(n2+n3+a0b1)+2x 2x
G3: F6=n1+n2+x(n2+a1b0+a0b1+1) -
G2: F7=n1+a1b1+1+x(a1b1+a1b0+a0b1)+2x 2x
G1: F8=a0b0+a1b1+2+x(a1b1+a1b0+a0b1) 2
Sigin: a0b0+a1b1+x(a1b1+a1b0+a0b1) -
Fig. 3: Function extraction of a 2-bit GF multiplier shown in Figure
2 using backward rewiring from PO to PI.
4implements the GF (22) multiplication with P (x)=x2 + x+ 1.
An important observation is that the potential reductions take
place only within the expression associated with the same degree
of polynomial ring (Sigout is a polynomial ring). In other words, the
reductions happen independently in a logic cone of every output bit,
independently of other bits, regardless of logic sharing between the
cones. For example, the reductions in F5 and F7 are extracted from
output z1 only. Similarly, in F8, the reduction is from z0.
Theorem 3: Given a GF (2m) multiplier with Sigout = F0 =
z0x
0 + z1x
1 + ... + zmx
m; and Fi=E0x
0 + E1x
1 + ... + Emx
m,
where Ei is an algebraic expression in GF (2) obtained during
rewriting. Then, the polynomial reduction is possible only within a
single expression Ei, for i=1, 2, ..., m.
Proof: Consider a polynomial Eix
ni+Ekx
nk , where Ei and Ek
are simplified in GF (2). That is, Ei = (e
1
i + e
2
i + ...), and Ek =
(e1k+e
2
k+...). After simplifying each of the two polynomials, there are
no common monomials between Eix
ni and Ekx
nk . This is because
for any element, elix
ni 6= ejkx
nk , for any pairs of (i, k) and (l, j).

IV. IMPLEMENTATION
Gate-leve
netlist
Netlist to Equations
Sigout
Sig
out 
=z
m
Sig
out 
=z
2
Sig
out 
=z
1
Equations
of netlist
Sig
out
=z
0
thread 1
thread 2
thread 3
thread m
Compute final function
Return F
n
…
Fig. 4: Overview of parallel verification of GF multipliers.
This section describes the implementation of our parallel verifica-
tion method for Galois field multipliers. The overview of the proposed
technique is shown in Figure 4. Our approach takes the gate-level
netlist as input, and outputs the extracted function of the design. It
includes four steps:
1) Convert the gate-level netlist into algebraic equations. During
this step, the gate-level netlist is translated into algebraic
equations based on Eq.(1). The equations are levelized in
topological order, to be rewritten by backward rewriting in
the next step.
2) Split the output signature of GF (2m) multipliers into m
polynomials with Sigout i=zi. These new signatures are rep-
resented by m equation files.
3) Split the function of m output bits into m separate functions,
each to be processed by a separate thread using Algorithm
1. In contrast to work of [4], the internal expression of each
output bit does not offer any polynomial reduction (monomial
cancellations) for other bits.
4) Compute the final function of the multiplier. Once the algebraic
expression of each output bit in GF (2) is computed, our
method computes the final function by constructing the Sigout
using the rewriting process in step 3.
Sigout0=z0 elim Sigout1=x·z1 elim
G7: z0 - G7: x(n5+n6) -
G6: n1+n2 - G6: x(n5+n6) -
G5: n1+n2 - G5: x(n3+n4+n5) -
G8: n1+n2 - G8: x(n3+n4+n2)+x -
G4: n1+n2 - G4: x(n2+n3+a0a1)+2x 2x
G3: n1+n2 - G3: x(n2+a1b0+a0b1)+x -
G2: n1+a1b1+1 - G2: x(a1b1+a1b0+a0b1)+2x 2x
G1: a0b0+a1b1+2 2 G1: x(a1b1+a1b0+a0b1) -
Sigin=a0b0+a1b1+x(a1b1+a1b0+a0b1)
Fig. 5: Parallel extraction of a 2-bit GF multiplier shown in Figure
2.
Example 2 (Figure 5): We illustrate our parallel extraction method
using the 2-bit multiplier in GF (22) in Figure 2. The output signature
Sigout = z0+z1x is split into two signatures, Sigout0 = z0 and
Sigout1 = z1. Then, the rewriting process is applied to Sigout0 and
Sigout1 in parallel. When Sigout0 and Sigout1 have been success-
fully extracted, the two signatures are merged as Sigout0+Sigout1x
resulting in the polynomial Sigin. In Figure 3, we can see that
elimination happens three times (F5, F7, and F8). According to
Theorem 3, we know that the elimination happens within each
element in GF(2n). In Figure 5, one elimination in Sigout0 and
two eliminations in Sigout1 have been done independently, as shown
earlier (Figure 3).
V. RESULTS
The verification technique described in this paper was implemented
in C++. It performs backward rewriting with variable substitution and
polynomial reductions in Galois field, using the approach discussed
in Sections III and IV. The program was tested on a number
of combinational gate-level GF (2m) multipliers taken from [1],
including Montgomery multipliers [16] and Mastrovito multipliers
[17]. The bit-width of the multipliers varies from 32 to 571 bits. The
experiments of verifying Galois field multipliers using SAT, SMT,
ABC [18] and Singular [19] have been presented in [1] and [5]. It
shows that the rewriting technique performs significantly better than
other techniques. Hence, in this work, we only compare our approach
to those of [1] and [5]. Specifically, we compare our approach to the
tool described in [5] on the same benchmark set. Our experiments
were conducted on a PC with Intel(R) Xeon CPU E5-2420 v2 2.20
GHz x12 with 32 GB memory. As described in the next section, our
technique is able to verify Galois field multipliers in multiple threads
(up to 30 using our platform). In each thread, Algorithm 1 is applied
on a single output bit. The number of threads is given as input to the
tool.
A. Evaluation of Our Approach
The experimental results of our approach and comparison against
[5] are shown in Table I for gate-level Mastrovito multipliers with
bit-width varying from 32 to 571 bits. These multipliers are directly
mapped using ABC [18] without any optimization. The largest circuit
includes more than 1.6 million gates. This is also the number of
polynomial equations and the number of rewriting iterations (see
Section 3). The results generated by the tool, presented in [5] are
shown in columns 3 and 4. We performed four different series of
experiments, with a different number of threads, T=5, 10, 20, and
30. The runtime results are shown in columns 6 to 8 and memory
usage in column 9. The timeout limit (TO) was set to 12 hours and
5Mastrovito [5] This work
Op size # equations
Runtime
(sec)
Mem
(MB)
Runtime (sec) Mem*
T=5 T=10 T=20 T=30 T=1*
32 5,482 0.83 3 1.90 1.54 0.95 1.09 10 MB
48 12,228 8.39 13 5.73 3.36 2.83 2.27 21 MB
64 21,814 28.90 21 11.08 7.88 6.87 6.74 37 MB
96 51,412 195.2 45 38.14 26.69 20.19 22.66 84 MB
128 93,996 924.3 91 91.67 62.68 54.99 56.76 152 MB
163 153,245 3546 161 192.6 137.5 120.7 113.1 248 MB
233 167,803 4933 168 294.1 212.7 180.1 170.6 270 MB
283 399,688 30358 380 890.7 606.5 549.7 529.8 642 MB
571 1628,170 TO - 7980 5038 MO MO 2.6 GB
TABLE I: Results of verifying Mastrovito multipliers using our parallel approach. T is the number of threads. TO=Time out of 12 hours.
MO=Memory out of 32 GB.
(*T=1 shows the maximum memory usage of each thread.)
Montgomery [5] This work
Op size # equations
Runtime
(sec)
Mem
(MB)
Runtime (sec) Mem*
T=5 T=10 T=20 T=30 T=1*
32 4,352 1.98 3 3.49 2.16 1.31 2.08 8 MB
48 9,602 14.19 13 17.71 10.67 9.16 6.01 16 MB
64 16.898 63.48 21 44.86 30.57 28.3 27.22 27 MB
96 37,634 554.6 45 234.3 157.8 133.1 142.3 59 MB
128 66,562 1924 68 208.9 121.3 115.8 110.4 95 MB
163 107,582 12063 101 1615.7 1172.3 1094.9 1008.1 161 MB
233 219,022 TO 168 722.3 564.8 457.7 479.8 301 MB
283 322,622 TO 380 19745 17640 15300 14820 488 MB
TABLE II: Results of verifying Montgomery multipliers using our parallel approach. T is the number of threads. TO=Time out of 12 hours.
MO=Memory out of 32 GB.
(*T=1 shows the maximum memory usage of each thread.)
memory limit (MO) to 32 GB. The experimental results show that our
approach provides on average 26.2x, 37.8x, 42.7x, and 44.3x speedup,
for T = 5, 10, 20, and 30 threads, respectively. Our approach can
verify the multipliers up to 571 bit-wide multipliers in 1.5 hours,
while that of [5] fails after 12 hours.
Note that the reported memory usage of our approach is the
maximum memory usage per thread. This means that our tool
experiences maximum memory usage with all T threads running in
the process; in this case, the memory usage is T ·Mem. This is why
the 571-bit Mastrovito multipliers could be successfully verified with
T = 5 and 10, but failed with T = 20 and 30 threads. For example,
the peak memory usage of 571-bit Mastrovito multiplier with T = 20
is 2.6× 20 = 52 GB, which exceeds the available memory limit.
We also tested Montgomery multipliers with bit-width varying
from 32 to 283 bits. These experiments are different than those in
[5]. In our work, we first flatten the Montgomery multipliers before
applying our verification technique. That is, we assume that only
the positions of the primary inputs and outputs are known, without
the knowledge of the internal structure or clear boundaries of the
blocks inside the design. The results are shown in Table II. For 32-
to 163-bit Montgomery multipliers, our approach provides on average
a 9.2x, 15.9x, 16.6x, and 17.4x speedup, for T = 5, 10, 20, and 30,
respectively. Notice that [5] cannot verify the flattened Montgomery
multipliers larger than 233 bits in 12 hours.
In Table II, we observe that CPU runtime for verifying a 163-bit
multiplier is greater than that of a 233-bit multiplier. This is because
the computation complexity depends not only on the bit-width of the
multipliers, but also on the irreducible polynomial P (x).
To analyze this dependency, we studied the effects of P (x) on
4-bit multiplications implemented using different irreducible poly-
nomials. The results are reported in Figure 6). We can see that
when P (x)1=x
4 + x3 + 1, the longest logic paths for z3 and z0,
include ten and seven products that need to be generated using XORs,
respectively. However, when P (x)2=x
4+x+1, the two longest paths,
z1 and z2, have only seven and six products. This means that the
GF(24) multiplication requires 9 XOR operations using P (x)1 and
requires 6 XOR operations using P (x)2. In other words, the gate-level
implementation of the multiplier implemented using P (x)1 has more
gates compared to P (x)2. In conclusion, we can see that irreducible
polynomial P (x) has significant impact on both design cost and the
verification cost of the GF(2m) multipliers.
a3 a2 a1 a0
b3 b2 b1 b0
a3b0 a2b0 a1b0 a0b0
a3b1 a2b1 a1b1 a0b1
a3b2 a2b2 a1b2 a0b2
a3b3 a2b3 a1b3 a0b3
s6 s5 s4 s3 s2 s1 s0
P (x)=x4 + x3 + 1
s3 s2 s1 s0
s4 0 0 s4
s5 0 s5 s5
s6 s6 s6 s6
z3 z2 z1 z0
P (x)=x4 + x+ 1
s3 s2 s1 s0
0 0 s4 s4
0 s5 s5 0
s6 s6 0 0
z3 z2 z1 z0
Fig. 6: Analysis of the computation complexity of Galois field
multipliers with different irreducible polynomials using two 4-bit
GF multiplications, which are implemented using x4 + x3 + 1 and
x4 + x+ 1.
B. Runtime and Memory Tradeoff
In this section, we discuss the tradeoff of runtime and memory
usage of our approach. The plots in Figure 7 show how the average
runtime and memory usage change with different number of threads.
The vertical axis on the left is CPU runtime (in seconds), and on the
right is memory usage (MB). Horizontal axis represents the number
of threads T , ranging from 5 to 30. The runtime is significantly
improved for T between 5 and 15. However there is not much
speedup when T is greater than 20, most likely due to the memory
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Fig. 7: Runtime and memory usage of our parallel verification
approach as a function of number of threads T .
management synchronization overhead between the threads. Based on
the experiments of Mastrovito multipliers (Table I), our approach is
limited by the memory usage when the size of multiplier and T are
large. In our work, T = 20 seems to be the best choice. Obviously,
T varies on different platform depending on the number of cores, and
the memory.
C. Verification of Synthesized GF Multipliers
In [10], the authors conclude that highly bit-optimized integer arith-
metic circuits are harder to verify than their original, pre-synthesized
netlists. This is because efficiency of the rewriting technique relies
on the amount of cancellations between the different terms of the
polynomial, and the cancellations strongly depend on the order in
which signals are rewritten. A good ordering of signals is difficult to
be achieved in highly bit-optimized circuits.
In order to see the effect of synthesis on parallel verification
of GF circuits, we applied our approach to post-synthesized Galois
field multipliers with operands up to 409 bits (571-bit multipliers
could not be synthesized in a reasonable time). We synthesized
Mastrovito and Montgomery multipliers using ABC tool [18]. We
repeatedly used the commands resyn2 and dch2 until ABC could
not reduce the number of levels or the number of nodes any more.
The synthesized multipliers were mapped using a 14nm technology
library. The verification experiments shown in Table III are performed
by our tool with T = 20 threads. Our tool was able to verify both 409-
bit Mastrovito and Montgomery multipliers within just 13 minutes.
We observe that the Galois field multipliers are much easier to be
verified after optimization. For example, the verification of a 283-
bit Montgomery multiplier takes 15,300 seconds when T =20. After
optimization, the runtime was just 169.2 seconds, which is 90x faster
than verifying the original implementation. The memory usage is also
reduced from 488 MB to 194 MB. In summary, in contrast to [10],
the bit-level optimization actually reduces the complexity of backward
rewriting process. This is because extracting the function of an output
bit of a GF multiplier depends only on the logic cone of this bit and
does not require logic from other bits to be simplified (see Theorem
3). Hence, the complexity of function extraction is naturally reduced
if logic cone is minimized.
VI. CONCLUSION
In this paper, we present an algebraic functional verification
technique of gate-level GF (2m) multipliers, in which verification is
performed in bit-parallel fashion. The method is based on extracting
a unique polynomial in Galois field of each output bit independently.
We demonstrate that this method is able to verify an n-bit GF
multiplier in n threads, while applying on pre- and post-synthesized
2”dch” is the most efficient bit-optimization function in ABC.
Op size
Mastrovito Montgomery
Runtime Mem Runtime Mem
64 4.25 s 21 MB 15.3 s 38 MB
96 10.9 s 44 MB 40.5 s 54 MB
128 28.9 s 77 MB 27.1 s 78 MB
163 62.3 s 123 MB 205.2 s 153 MB
233 134.8 s 201 MB 141.4 s 199 MB
283 168.4 s 198 MB 169.2 s 194 MB
409 775.6 s 635 MB 750.6 s 597 MB
TABLE III: Runtime and memory usage of synthesized Mastrovito
and Montgomery multipliers (T=20).
Mastrovito and Montgomery multipliers up to 571 bits. The results
show that our parallel approach gives average 44× and 17× speedup
compared to the best existing algorithm. In addition, we analyze
the effects of irreducible polynomial and synthesis on verification
of GF(2m) multipliers.
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